Abstract-A supermodule assembled with multiple resistive plate chamber detectors is a component of time-of-flight (TOF) system for the compressed baryonic matter (CBM) experiment. Before the supermodules are applied to CBM-TOF, their quality needs to be evaluated. The readout electronics is confronted with a tremendous challenge of transmitting data at the maximal speed of 6 Gb/s. In this paper, the readout method for the CBM-TOF supermodule quality evaluation is presented. A parallel architecture based on the Gigabit Ethernet is designed to meet the requirement for data transmission rate. First, the data are sent from the front-end electronics to four readout module groups via optical fibers at the maximal rate of 1.5 Gb/s per fiber. Next, the data are further distributed to 16 parallel daughter readout models so that the maximal data throughput of each daughter readout module is 375 Mb/s, within its capacity of 550 Mb/s. Finally, the readout daughter modules send data to the data acquisition software through the standard Gigabit Ethernet. The proposed readout method has the advantage of good scalability, so it can meet different requirements for variable data rate. The preliminary test result shows that each of four parallel readout groups can transmit data at the speed of 1.6 Gb/s, which indicates that the overall readout system can meet the requirement for the maximal data-transmission speed of 6 Gb/s. Index Terms-Compressed baryonic matter time of flight (CBM-TOF), data acquisition (DAQ) circuits, Gigabit Ethernet, readout electronics.
I. INTRODUCTION
T HE compressed baryonic matter (CBM) experiment aims at exploring the phase diagram of strongly interacting matter [1] , [2] . Time-of-flight (TOF) system is one of the key parts in hadron identification. The TOF system has a wall structure shown in Fig. 1 . Six types of supermodules labeled as M1-M6 which are assembled with multiple resistive plate chambers (MRPCs) are the component unit of the CBM-TOF system [3] , [4] . Before these supermodules are applied to the CBM-TOF, their quality has to be tested by the evaluation electronics. In M5 and M6, there are five MRPCs, each of which has 64 electrical readout channels. Thus, the total number of electrical readout channels in both M5 and M6 modules is 320 channels. According to the Monte Carlo simulation result, the maximal event rate per channel of M5 and M6 is 300 and 200 kHz, respectively [5] . The time resolution of the time-to-digital converter (TDC) is expected to be less than 20 ps (rms) and 32 ps (bin size) [5] . Thus, more data bits are required to encode high-precision TOF measurement results. The width of the TDC measurement result is 48 bits in the readout electronics [6] .
Based on the above analysis, the maximal raw data rate of a supermodule M5 can be calculated as follows: 300 kHz/ch × 320 ch × 48 bit = 4.6 Gb/s.
Taking the cost of the transmission protocol encapsulation into consideration, the actual maximal data rate of a supermodule is about 6 Gb/s, which puts an enormous pressure on the readout electronics. Generally, in the particle experiments such as Beijing Spectrometer III [7] , STAR, a Golenoidal Tracker at BHIC [8] , and White Neutron Source at China Spallation Neutron 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Source [9] , the data from the front-end electronics are first aggregated at several readout modules which are assembled on the peripheral component interconnect eXtensions for instrumentation (PXI) or Versa Module Eurocard (VME) crates, and then transmitted to the crate controller through the crate backplane. Finally, the crate controller sends the data to the data acquisition (DAQ) software. However, due to the limitation of the crate backplane bandwidth, the traditional VME or PXI technique cannot satisfy the requirement for the maximal data reading speed of 6 Gb/s of the CBM-TOF experiment.
In this paper, a new readout method for quality evaluation of the CBM-TOF supermodules is proposed. In the proposed method, data from front-end electronics are transmitted to the DAQ software through the Gigabit Ethernet ports on the distributed readout modules, instead of through the crate backplane or crate controller. Furthermore, a parallel architecture is designed to share the transmission demand equally among all the readout modules. Moreover, the proposed method has good scalability when the data rate increases and is not limited by the bandwidth of PXI or VME crate backplane.
II. ARCHITECTURE OF READOUT ELECTRONICS

A. Front-End Electronics
In every M5 and M6 supermodules, there are ten preamplifier and discriminator (PADI) boards and five MRPCs [10] , which constitute a total of 320 readout channels. The MRPCs generate weak analog signals which are converted to a lowvoltage differential signal after discrimination by the PADI boards. The PADI is designed according to the time over threshold (TOT) technique, which means that signal leading edge encodes the arriving time of a particle, and signal width encodes the particle's charge saved in the MRPCs.
In [6] , it is shown that the front-end electronics named the sandwich TDC station (STS) serves for receiving 320-channel TOT signals and sending the digitized time data to the backend electronics.
The architecture of the STS [6] is shown in Fig. 2 . Every STS comprises a TOT feeding board (TFB), ten TDC cards, and a TDC readout motherboard (TRM). One side of the TDC card is connected to the TFB, and the other side is connected to the TRM via gold fingers. The TFB transfers the 320-channel TOT signals from a supermodule equally distributing them to ten TDC cards. The TRM receives data from ten TDC cards and sends it to the back-end readout electronics through four optical fibers with small form-factor pluggable (SFP) transceivers.
B. Back-End Electronics
As can be seen in Fig. 3 , there are two types of readout modules in the back-end electronics: Data Readout Module (DRM) and DRM motherboard (DMB). The DRM is used to support the Gigabit Ethernet transmission, and it sends data directly to the DAQ software through the transmission control protocol/Internet protocol (TCP/IP) Gigabit Ethernet. The DMBs, having two DRMs, are designed to redistribute data to the DRMs to share the required data transmission rate. In [11] , a test indicates that the transmission capacity of one DRM is about 550 Mb/s, and it is limited by the single-core processing performance of the microprocessor in the systemon-chip (SoC) field-programmable gate array (FPGA) of the DRM [11] .
There are three types of data: scientific data containing TDC time measurements, status data indicating whether the circuit modules work correctly, and control data containing commands for the readout electronics. The maximal rate of the scientific data is about 6 Gb/s, whereas the rate of the status data and the control data is too small and can be ignored. Therefore, the critical problem is to transmit the scientific data received from STS at the rate of 6 Gb/s.
The DMBs and DRMs are divided into four groups, each of which consists of two DMBs and four DRMs and is responsible for data transmission at the maximal rate of 1.5 Gb/s. First, the scientific data and status data of the STS are mixed at the STS and then sent to four parallel master DMBs via optical fibers at the maximal rate of 1.5 Gb/s per link. The optical fiber cuts off an electronic connection between the front-end electronics and back-end electronics, which makes a long-distance transmission available. Besides, the scientific data, as well as the status data of the STS, are separated at the master DMB, and the status data are aggregated to the specific DMB (marked with green shown in Fig. 3) . Second, the master DMBs send half of the data to their slave DMBs. Next, each DMB, either master or slave, equally distributes the data to the two DRM daughterboards. After the first-grade equipartition between the master DMB and slave DMB and the second-grade equipartition between two DRM daughterboards, all the scientific data are equally distributed to 16 DRMs, each of which is expected to transmit the data at the maximal rate of 375 Mb/s, which is within its transmission capacity of 550 Mb/s. Finally, each DRM sends the data to the DAQ software through the standard TCP/IP Gigabit Ethernet. The specific DMB and DRM, which have the same hardware as the other DMBs and DRMs, are responsible for the status and control data transmission. The status data are aggregated into the specific DMB via the crate backplane and then uploaded to the DAQ software by the specific DRM. As for the control data, they are first downloaded from the DAQ software to the specific DMB. Next, they are fanned out to other DMBs via the crate backplane and then sent to STS via optical fiber finally.
III. HARDWARE DESIGN OF DMB AND DRM
The DMB and DRM denote the hardware support for the readout electronics. The structure of the DMB and DRM is shown in Fig. 4 , and the corresponding photograph is shown in Fig. 5 .
A. Hardware Design of DMB
The DMB is designed as a standard 6U PXI plugin. A Cyclone IV GX series FPGA (EP4CGX30CF23C8) with four integrated gigabit transceiver blocks (GXBs) is utilized as the readout controller [12] . The GXB can support a highspeed and reliable data series transmission at the maximal data rate of 3.125 Gb/s. As shown in Fig. 4 , one of the GXBs of the master DMB is used to receive data from the STS through the optical fiber. The SFP transceiver is adopted for the photoelectric conversion between the STS and the master DMB. Another GXB is used to distribute half of the data from the master DMB to the slave DMB. A pair of differential LEMO connectors is adopted as the physical connector between the master DMB and the slave DMB, which are exceptionally reliable and robust owing to the "push-pull" self-latching system [13] . The last two GXBs are used to transmit data to the two DRM daughterboards. The PCI mezzanine cards connector is adopted as the interface connector between the DMB and DRM.
B. Hardware Design of DRM
The DRM is designed to support the Gigabit Ethernet transmission. Data from the DMB are received by the FPGA of the DRM through the GXB and then sent to the DAQ software through the standard TCP/IP Gigabit Ethernet. The DRM mainly comprises an SoC FPGA chip, a DDR3 RAM, and an Ethernet module. A Cyclone V series FPGA (5CSXFC2C6U23C8N) is utilized as the readout controller [14] ; it is implemented by the SoC FPGA technique which packages the FPGA and Advanced RISC Machine (ARM) processor in a single die. Also, it has the advantages of higher integration, smaller board size, and higher interaction bandwidth between the ARM processor and FPGA. The embedded real-time Linux software, which runs on a hard processor system, packages the data received by the FPGA into the Ethernet format data with the TCP/IP and, then, sends the data to the DAQ software. The DAQ software is developed under Linux operating system running on the back-end computer. The DAQ software is responsible for data collection, event building, status monitoring, and system control [11] .
IV. PRELIMINARY TEST
A system-level test was performed to verify the performance of the proposed readout electronics method. Following the explanation in Section II, in the test, the STS data were first divided into four subflows and then transmitted to four parallel master DMBs through the optical fibers. Since the readout architecture of the four subflows was the same (as shown in Fig. 3 ), the test system was simplified, containing only one subflow. The test system block diagram is shown in Fig. 6 . The expected transmission capacity of the test system was 1.5 Gb/s. The test data were generated by the FPGA in the STS, and the data rate was about 1.6 Gb/s, which was a little higher than the expected maximal data rate for the necessary margin. The DAQ software recorded the rate of the received data every 10 s during the whole test time of 4 h. The test result is presented in Fig. 7 . As Fig. 7 shows, the test system succeeded in transmitting data at the rate of about 1.6 Gb/s, which indicated that the proposed readout electronics met the requirement for transmitting data at the maximal rate of 6 Gb/s.
V. CONCLUSION
A supermodule for the CBM-TOF experiment requires a high speed, high density, and high precision, bringing a tremendous challenge to the readout electronics for transmitting data at the maximal speed of 6 Gb/s. Due to the limitation of the crate backplane bandwidth, the traditional VME or PXI technique cannot meet the requirement for high-speed data transmission. This paper proposes a new readout method utilizing a parallel architecture based on the Gigabit Ethernet. Using the proposed readout method, the data from the front-end electronics are sent to the readout module groups consisted of the DMBs and DRMs. The DMBs equally distribute data to 16 DRMs step by step so that the data throughput of a single DRM is within its transmission capacity. The DRMs transmit data to the DAQ software through the standard Gigabit Ethernet at the maximal rate of 375 Mb/s. The preliminary test shows that one of the four parallel DMB-DRM groups can transmit data at the speed of 1.6 Gb/s, which indicates that the overall readout system can transmit data at the maximal speed of 6 Gb/s. Therefore, the proposed readout method can meet the requirement for quality evaluation of a supper module in the CBM-TOF.
Furthermore, the proposed readout method has the advantage of good scalability. Thus, besides the CBM-TOF supermodule quality evaluation, this readout method can be applied to other related physical experiments having a variable data rate.
